PROTOFLEX: Co-Simulation for Component-wise FPGA Emulator Development
نویسندگان
چکیده
منابع مشابه
PROTOFLEX : FPGA - accelerated Hybrid Functional Simulation
PROTOFLEX is an FPGA-accelerated hybrid simu-lation/emulation platform designed to support large-scale multiprocessor hardware and software research. Unlike prior attempts at FPGA multiprocessor system emulators, PROTOFLEX emulates full-system fidelity—i.e., runs stock commercial operating systems with I/O support. This is accomplished without undue effort by leveraging a hybrid emulation techn...
متن کاملA Fast Hardware/Software Co-Verification Method for System-On-a-Chip by Using a C/C++ Simulator and FPGA Emulator with Shared Register Communication
This paper describes a new hardware/software co-verification method for System-On–a-Chip, based on the integration of a C/C++ simulator and an inexpensive FPGA emulator. Communication between the simulator and emulator occurs via a flexible interface based on shared communication registers. This method enables easy debugging, rich portability, and high verification speed, at a low cost. We desc...
متن کاملEmulator Environment Based on an FPGA Prototyping Board
In this paper, we describe an emulator environment based on an FPGA prototyping board. This emulator environment is for functional verification of a multi-media processor we are currently developing and for software development and debugging of its application programs. For these purposes, the emulator environment includes a debugging network and provides virtual wires and some utilities, board...
متن کاملAn Implementation of Pipelined Rijndael with SystemC and Co-emulation with iPROVE
This paper describes an implementation of Rijndael, a new Advanced Encryption Standard (AES), with SystemC. The design started in the un-timed functional level description in C and was gradually refined until all blocks were translated into RTL SystemC, which can be synthesized with CoCentric SystemC Compiler. To improve the verification speed, cycle-accurate co-emulation was used. iPROVE, an F...
متن کاملCo-Emulation of Scan-Chain Based Designs Utilizing SCE-MI Infrastructure
As the complexity of the scan algorithm is dependent on the number of design registers, large SoC scan designs can no longer be verified in RTL simulation unless partitioned into smaller sub-blocks. This paper proposes a methodology to decrease scan-chain verification time utilizing SCE-MI, a widely used communication protocol for emulation, and an FPGA-based emulation platform. A high-level (S...
متن کامل